1) H.Y.Chang, E.Manning, and G.Metze: “Fault Diagnosis of Digital Systems,” John Wiley & Sons, Inc., 1970.2) V.Boppana and W. K. Fuchs, “Fault dictionary compaction by output sequence removal,” Proc. ICCAD, pp.287-296, 2001.3) S. D. Millman, E. J. McCluskey and J. M. Acken, “Diagnosing CMOS Bridging Faults with Stuck-at Fault Dictionaries,” Proc. ITC, pp.860-870, 1990.4) S. Venkataraman and S. B. Drummonds, “A technique for logic fault diagnosis of interconnect open defects,” Proc. VTS, pp.313-318, 2000.I. Hartanto, S. Venkataraman, W. K. Fuchs, E. M. Rudnick, J. H. Patel, S. Chakravarty, “Diagnostic simulation of stuck-at faults in sequential circuits using compact lists,” ACM Transactions on Design Automation of Electronic Systems (TODAES), pp.471-489, Volume 6, Issue 4, October 2001.5) 6) Y. Benabboud, A. Bosio, L. Dilillo, P. Girard, S. Pravossoudovitch, A. Virazel, and O. Riewer, “Delay Fault Diagnosis in Sequential Circuits,” Proc. ATS, pp.355-360, 2009.7) T. Yamada, K. Yamazaki, and E. J. McCluskey, “A Simple Technique for Locating Gate-Level Faults in Combinational Circuits,” Proc. ATS, pp.65-70, 1995.8) S. Venkataraman and S. B. Drummonds, “Poirot: Applications of a Logic Fault Diagnosis Tool,” Design & Test of Computers, Vol.18, No.1, pp.19-30, 2001.9) T. Bartenstein, D. Heaberlin, L. Huisman, and D. Sliwinski, “Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm,” Proc. ITC, pp.287-296, 2001.10) R. D. Blanton, J. T. Chen, R. Desineni, K. N. Dwarakanath, W. Maly, and T. J. Vogels, “Fault Tuples in Diagnosis of Deep-Submicron Circuits,” Proc. ITC, p.233-241, 2002.11) X. Wen, T. Miyoshi, S. Kajihara, L.-T. Wang, K. K. Saluja, and K. Kinoshita, “On per-test fault diagnosis using the X-fault model,”Proc. ICCAD, pp633-640, 2004.12) P. C. Maxwell, R. C. Aitken, R. Kollitz, and A. C. Brown,” IDDQ and AC scan: the war against unmodelled defects,” Proc. ITC, pp.250-258, 1996.13) I. Pomeranz and S. M. Reddy, “Static Test Compaction for Scan-Based Designs to Reduce Test Application Time,” Proc. ATS, pp.541-552, 1998.14) I. Pomeranz and S. M. Reddy, “A postprocessing procedure to reduce the number of different test lengths in a test set for scan circuits,” Proc. ATS, pp.131-136, 2001.15) J. Abraham, U. Goel and A. Kumar, “Multi-cycle sensitizable transition delay faults,” Proc. VTS, pp.306-313, 2006.16) T. Yamada and Y. Nakamura, “A method of diagnosing single stuck-at faults in combinational circuits,” Systems and Computers in Japan, Vol. 23, Issue 14, pp. 35-44, 1992.17) D. B. Lavo, T. Larrabee, and B. Chess, “Beyond the Byzantine Generals: Unexpected Behavior and Bridging Fault Diagnosis,” Proc. ITC, pp.611-619, 1996.─ 17 ─References
元のページ ../index.html#19